Abstract: This paper demonstrates a high-speed, low-noise dynamic comparator, employing self-calibration. The proposed dual-sided, fully-dynamic offset calibration is able to reduce the input-referred offset voltage by a factor of ten compared to the uncalibrated value without any speed or noise penalty and with less than 5% power overhead. Moreover, the implemented multi-stage topology significantly advances the state-of-the-art comparator performance, achieving the highest reported operating frequency, as well as the lowest delay slope and sensitivity to supply and common mode variations compared to existing works, with similar energy/comparison. This makes the proposed self-calibrating comparator an ideal candidate for high resolution (>10 b) multi-GHz Analog-to-Digital Converters (ADCs). The 28 nm bulk CMOS prototype measures an input-referred noise and calibrated offset of 0.82 mV and 0.99 mV, respectively clocked at 11 GHz, consuming only 0.89 mW from a 1 V supply, for an area of 0.00054 mm 2 , including calibration.
Introduction
Comparators are omnipresent building blocks in mixed-signal systems. Applications such as memories [1] [2] [3] , data receivers [4] [5] [6] , and Analog-to-Digital Converters (ADCs) [7] [8] [9] necessitate high speed, low noise/offset, yet power-and area-efficient designs. Their role in ADCs (Successive Approximation Register (SAR), flash, pipeline) ( Figure 1 ) is of special importance, since they need to accurately translate small analog signals into digital information. Therefore, their noise, offset, and speed dictate the overall ADC performance.
Dynamic latch-type comparators [10] [11] [12] [13] [14] have become very attractive due to their fast regeneration time, enabled by strong positive feedback, and their zero static current consumption. Owing to their highly digital nature, these comparators are able to scale excellently into deep-submicron nodes. To maximize speed for minimal power, small transistor sizes with minimum parasitic loading on the critical nodes are preferred, but they come at the cost of a significantly increased offset [15, 16] .
One straightforward approach is to add amplification stages prior to the latch to suppress the offset voltage referred at the input [17] . This comes at the expense of increased power consumption due to the high gain and wide bandwidth requirements of these amplifiers. Alternatively, offset compensation schemes have been presented, in the form of adding digitally-controllable capacitors at the comparator outputs [18] [19] [20] . Further, several charge-pump implementations with extra logic and biasing voltages [21] [22] [23] have been proposed. However, all these approaches degrade the comparator and its calibration loop speed, increase design complexity and area, and limit robustness. Figure 1 . Top-level SAR ADC block diagram with its Track-and-Hold (T&H), DAC, comparator and SAR logic. A low-offset (V OS ), low-noise, and high-speed comparator determines the total performance and the accuracy on the output data (DOUT).
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In this work, a dynamic self-calibration loop is proposed, able to reduce the comparator input-referred offset by a factor of ten. Its accuracy is limited only by the comparator noise, while its short critical path ensures no speed degradation. Finally, its compact size barely loads the comparator output. The loop's dual-sided implementation greatly enhances the calibration range, while its highly digital nature makes it readily scalable into deep-submicron nodes. Combined with a multi-stage, high-speed, low-noise dynamic comparator, >10 GHz operation is demonstrated with <1 mV input-referred noise (10 b accuracy), rendering it a perfect candidate for multi-GHz, high-resolution ADCs.
This paper is organized as follows. Section 2 describes the concept of the proposed dynamic comparator calibration. Section 3 discusses the circuit level implementation of the calibration and the comparator topology, supported by simulation data. Section 4 summarizes the measurement results along with a state-of-the-art comparison. Finally, Section 5 draws the conclusions of this work.
Dynamic Offset Calibration
The top-level architecture of the proposed offset calibration principle and its timing diagram are illustrated in Figure 2 . The loop comprises a clocked comparator, two switched-capacitor calibration units (one for each side), and two offset compensating devices M SP -M SN . The calibration is performed simultaneously on both sides of the comparator (dual-sided), which maximizes the calibration range.
During calibration mode (CAL_EN is high), the common-mode voltage V CM is applied to both comparator inputs. For a positive offset voltage V OS , the differential comparator output will be positive. The output sign is sensed by the two calibration units, which start subtracting charge from C CALN and adding charge to C CALP , forcing nodes CALP/CALN to move in opposite directions to cancel this offset. When their difference reaches a certain value aV OS , with a >1 depending on the size ratio of M SP /M SN and the input transistors (see Section 3.2), the comparator differential output changes sign alternately. This means that the offset has been compensated, and the comparator now sees an input difference dictated only by noise. During conversion mode (CAL_EN is low), C CALP /C CALN store the offset value, allowing the comparator to operate with canceled offset and decide correctly down to the noise level.
The comparator with the proposed calibration circuit can be easily incorporated in an ADC, where the already available periodic sampling clock can be used as CAL_EN, avoiding extra circuitry to generate that signal. Upon starting up the ADC, the calibration gradually corrects the comparator offset in multiple sampling cycles, by moving small packets of charge in each cycle until the required CALP/CALN difference is reached. This allows the offset calibration to run continuously in the background, tracking supply noise, which can affect the input-referred offset, offering a true dynamic cancellation, while not interfering with the ADC operation. 
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Circuit Realization
Dynamic Self-Calibrating Loop
The single-ended version transistor-level implementation of the fully-differential self-calibration unit is shown in Figure 3 . The unit consists of only eight switches plus one inverter. To eliminate the loading at the comparator output, all devices are minimum sized, while the fully-dynamic structure minimizes power overhead. Further, the delay between the comparator output and CALP/CALN is kept to a minimum of two transistors, such that the calibration loop does not impose a limitation on the total comparator speed. Unlike [21] [22] [23] , there is no need for extra biasing circuitry to set the common-mode voltage on CALP/CALN. Here, it is gradually approaching the value set by proper sizing of the switches' on-resistance. Charge is re-distributed between one of the internal capacitors C INT and C CALP and the amount of charge moved (calibration step) is controlled by the ratio of these capacitors and the time the calibration loop has available in each cycle, resulting in a wide compensation range. To reduce leakage on C CALP , this capacitor has been constructed strictly as a Metal-Oxide-Metal (MOM) capacitor. Furthermore, ultrahigh V TH transistors are employed at the expense of more cycles required to compensate a certain offset value. In this way, the calibration step in each cycle is traded-off with the number of cycles. This is never a problem when testing an ADC, since there is always an allocated start-up time, after which useful data are collected and processed. The ultimate accuracy limitation of the proposed calibration technique is the comparator sensitivity to various conditions (V DD and/or V CM ). Therefore, a high-speed, low-noise, and low-input sensitivity comparator is needed to yield optimal results.
Comparator Core
The schematic of the comparator circuit where the proposed calibration is employed is shown in Figure 4 . The comparator core incorporates a first amplification stage followed by a second amplifier/half latch and the final latch, in a fully-dynamic structure for low power operation [24] . The multi-stage configuration allows for a more orthogonal optimization of each stage for various trade-offs, which allows the comparator to simultaneously achieve both high speed and low noise. The required offset calibration pair M SP /M SN is connected in parallel to the main input pair M 1P -M 1N . The differential gate voltage of the extra pair is varied in the opposite direction to that of the main pair, in order to reverse the offset. This additional input pair leaks the charge from XP/XN without integration, which deteriorates the comparator noise performance. Therefore, the dimensioning of the offset canceling pair is an important trade-off in terms of noise and calibration range. Larger transistors result in a larger calibration range, but also larger charge leakage/noise. In this design, the sizes of M SP /M SN are chosen to be eight-times smaller than the main input pair M 1P /M 1N , to minimize the charge leakage, thus the noise degradation. This translates to a maximum of 125 mV offset compensation range (aV OS = 1 V in Section 2) for a common-mode voltage of 0.5 V, which is large enough to allow a low-power and high-speed comparator design.
The implemented self-calibrating comparator performance in terms of delay and noise has been characterized with extracted simulations and compared to the comparators from [10, 11, 25, 26] , scaled to 28 nm ( Figure 5 ). For the comparator delay, the Overdrive Recovery Test (ORT) [27, 28] has been used, while the noise has been characterized with both pss + pnoise and transient simulations. The operating conditions were V DD = 1.0 V and V CM = 0.5 V. The proposed design achieved more than 20% faster regeneration time for small inputs due to the increased gain in the signal path and showed a lower input dependency for a wide range of voltages compared to [10, 11, 25, 26] (Figure 5a ). To achieve similar regeneration times, the tail, as well as the latching transistors of the works in [10, 11, 25, 26] had to be upscaled, whose combined contribution increased the total input-referred noise by more than 15% with respect to this design, as shown in Figure 5b .
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Comparator [10, 25] Comparator [11, 26] The offset for the three circuits with similar regeneration times has also been characterized through Monte Carlo simulations on 100 samples ( Figure 6 ). A servo-loop has been used, which senses the comparator output and feeds back to the input the opposite offset value until the comparator goes into a metastable state. For the designed V CM of 0.5 V, the 1-σ raw value for both [10, 11, 25, 26] was larger than 11 mV, while it was 9.8 mV for the proposed design (Figure 6a) . After enabling the proposed calibration, the offset was improved to 0.69 mV, set by the designed C INT /C CAL ratio and noise, without compromising the rest of the specifications.
To show the effectiveness of the calibration for different common mode conditions, the comparator V CM was varied between 0.4 V (Figure 6b ) and 0.6 V (Figure 6c ). It is seen that the accuracy of the calibration loop remained functional for a wide range of common mode voltages, dictated only by the comparator noise.
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Experimental Results
Measurement Setup
The measurement setup used to evaluate the comparator performance is shown in Figure 7 . A low phase noise signal source (Agilent E8257D) was used to generate the up to 11 GHz sinusoidal clock signal. This signal was converted into to a square pulse through on-chip CML + CMOS circuitry. An identical signal source was employed to generate the comparator input signal. Both input and clock signals were converted into differential signals by two identical wideband hybrids and AC-coupled to the chip through custom-designed bias-tees and phase-matched cables. A dual-channel source-meter was used to bias the differential comparator input, for easier noise and offset extraction.
The signal generators were locked together and with a 63 GHz bandwidth scope (DSOZ634A), serving as a data analyzer, which captured the differential output at full speed. The captured data were then processed on a PC in MATLAB. First, the comparator noise was characterized by observing the data, while the raw offset was subtracted from the comparator by applying different DC voltages from the source-meter. After noise characterization, the calibration loop was enabled and the calibrated comparator offset, as well as speed were evaluated.
The required supply and bias voltages for the different chip domains were generated with dedicated low-noise Low-Dropout Regulators (LDOs) on a custom bias board and provided to the chip after sufficient low-pass filtering. 
Measurement Results
The prototype self-calibrating comparator was realized in a single-poly ten-metal (1P10M) 28 nm bulk CMOS process and occupied an area of 35.5 × 15.2 µm 2 ( Figure 8) . Most of the area was taken up by C CALP /C CALN , which is insignificant when used in an ADC. The measured power consumption of 0.89 mW at 1 V and 11 GHz clock frequency (F CLK ) partitions into 0.87 mW for the comparator core and only 0.02 mW for the calibration logic, less than 5% overhead. The offset voltage of the comparator was measured across 15 chips operating at 11 GHz with V CM = 0.5 V for the maximum compensation range (see Section 3.2), as shown in Figure 10 . The offset was extracted by sweeping the input voltage of the comparator until the ratio of zeroes and ones was ∼50%. For the raw offset value, the calibration loop was disabled, while for the compensated value, the calibration was activated prior to collecting the data. Thanks to the proposed dual-sided calibration technique, the offset voltage was drastically reduced to 0.99 mV from the uncalibrated 10.3 mV (>10× improvement), without compromising the comparator speed, verifying its smooth integration in single-or multi-comparator ADCs. As expected, the calibration accuracy was ultimately limited by the comparator noise, which also matched nicely with the simulated results.
The maximum speed of the comparator for small inputs, close to the noise level, was characterized by observing the frequency above which increased differential input was required to preserve correct digital outputs. An eye diagram is shown in Figure 11 for an F CLK of 11 GHz and a coherent Nyquist sinusoidal input frequency of 5.46 GHz (= (8133/16,384) × 11 GHz), such that the comparator can capture any input voltage value over the full-scale range. With this setup, no metastability errors were detected for voltages outside the comparator noise levels, measured over one million time samples. 
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Conclusions
A high-speed, low-noise dynamic comparator with a dual-sided self-calibrating loop has been presented. The proposed dynamic calibration tremendously reduces the input offset by 10×, limited only by the comparator noise, without compromising its speed or significantly increasing its power. Combined with the implemented multi-stage comparator to enable better optimization between various trade-offs, the highest reported maximum frequency of 11 GHz is realized with only 0.82 mV and 0.99 mV input noise and offset, respectively, consuming only 0.89 mW from a 1 V supply. The prototype occupies a total area of only 0.00054 mm 2 . In summary, the proposed circuit is an ideal candidate for any high speed, low noise/offset, power-/area-efficient mixed-signal system and can be adapted to any comparator structure. Moreover, its fully-dynamic implementation ensures 100% drawback-free scalability to lower technology nodes.
Future research will involve realizing a faster and lower noise comparator circuit to incorporate the proposed calibration loop. Finally, more transistor stacking will be employed in the circuit of Figure 3 to realize a finer calibration step and reduce the leakage on CALP/CALN without increasing C CALP /C CALN .
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